Abstract-This brief presents a frequency-modulation-based analog-to-digital converter (FM ADC) that takes advantage of the coding gain resulting from bandwidth expansion in the analog domain of FM systems to achieve high dynamic range and incorporates a highly digital demodulation approach for power efficiency. The novel architecture employs a sinusoidal output voltage-controlled oscillator (VCO), a relatively low-resolution successive approximation register ADC to sample signals in the FM domain, and then a digital signal processing FM demodulator to recover high-resolution samples of the VCO's original analog input. The proposed ADC is implemented in 0.5-mm 2 of 65-nm CMOS; it achieves 104-dB DR, 99-dB SNR, and 71-dB SNDR in a 44-kHz bandwidth while dissipating 678 µW of power. The architecture of the FM ADC leverages analog domain processing for system performance and digital domain processing for lower power. This novel approach presents a viable alternative to delta-sigma converters for high dynamic range conversion in advanced process nodes.
I. INTRODUCTION

S
MARTPHONES and emerging Internet of Things (IoT) devices feature multitudes of sensors that capture information from a variety of analog sources such as sound, light, motion, pressure, magnetic fields, humidity, and more. These sensors require analog to digital conversion over wide dynamic ranges and must meet the stringent power demands of portable and wearable devices. For size and cost purposes, this is preferably achieved in the same CMOS technology as the primary system-on-chip (SoC). Delta-sigma ( ) converters are popular for these applications because of their high dynamic range (DR) due to oversampling and noise shaping, but the precision analog operational amplifiers required for their difference amplifiers do not scale well to smaller CMOS processes.
VCO-based ADCs have been proposed as an alternative to traditional converters, as they inherit first-order noiseshaping properties while being inherently better suited to Manuscript process scaling [1] ; however, to date, low achievable DR makes these VCO ADC architectures better suited for communication applications than for high-DR sensor applications. The low DR of state-of-the-art VCO ADCs [2] can be traced to the use of square-wave VCOs, as square-wave VCOs limit the amount of information represented, as discussed further in Section II-B. This brief proposes a novel ADC architecture in which a sine wave VCO is used for frequency modulation, followed by multi-bit carrier quantization and digital FM demodulation. A higher DR than previously reported VCO ADCs and an SNR figure-of-merit (FOM) comparable with architectures is thus demonstrated in a more scaling-compatible and synthesis-friendly architecture.
II. FM ADC SYSTEM-DESIGN A. Motivation for Analog Domain FM Processing
The SNR of an FM system in dB can be expressed as
where CNR is the Carrier to Noise Ratio in dB [3] . Here, D is the bandwidth expansion ratio, f /W, where f is the maximum frequency deviation of the FM carrier and W is the message signal's bandwidth. The first term in this expression is known in FM broadcasting literature as FM coding gain. Fig. 1 depicts the proposed FM ADC. The input signal is frequency modulated, resulting in bandwidth expansion. The FM signal is then sampled and quantized with a conventional medium-resolution ADC. The discretized signal is demodulated to recover the input signal with a high DR, due to the inherent coding gain of frequency modulation.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. For a 60dB SNR internal medium-resolution ADC with 2MHz sampling frequency, the CNR is 60 dB, with a bandwidth expansion D = 22.7 for audio band signals. This is a 45.6 dB FM coding gain and a theoretical 105.6 dB of dynamic range from (1), comparable to a 17.2-bit effectivenumber-of-bits (ENOB) ADC.
B. Differences From Prior Work
Prior VCO ADCs have opted for square-wave VCOs, typically based on digital ring oscillators, thanks to their low-power, synthesizability, and process scaling compatibility. However, a square wave can only encode instantaneous frequency information at its zero crossings -this means that the resolution in time with which one can determine the frequency of a square wave is limited by the wave's frequency itself, as illustrated in Fig. 2 . In the case of a sine wave, instantaneous frequency, in principle, can be determined from inter-period samples to arbitrarily high resolution.
Another way to think of this is that a sine wave's observed frequency is continuous, while a square wave's known frequency is discrete and unchanging until the next zero crossing. At the same frequency, a sine wave carrier can encode more message information than its square wave counterpart, potentially saving absolute VCO power since, in general, the power of a VCO is directly proportional to the VCO oscillation frequency.
Recently-reported VCO based ADCs have circumvented this limitation by tapping a ring oscillator in multiple locations to acquire sub-period frequency information using the multiple phases of output square wave [4] . In this case, more stages must be added to increase accuracy at the same VCO frequency, but additional stages may consume more power or introduce jitter or phase noise, both of which can be detrimental to the overall converter's FOM. Consequently, VCO-based ADCs achieve an SNR FOM of about 10dB lower than comparable ADCs, as seen later in Table II .
C. System Design Considerations
The chip described in this brief targets a high-fidelity audio bandwidth (44kHz) as a sample application of an FM ADC, with a bandwidth expansion of 22.7 (to 1MHz) to achieve high dynamic range, as discussed in Section II-A. The key systemlevel questions to address are as follows: What type of VCO should be used, and at what frequency should it operate?
To practically achieve the targeted system dynamic range, the VCO must have a low enough phase noise [5] . While RC-based VCOs, such as the Wien bridge topology, can produce sinusoidal outputs while consuming low power, the phase noise and frequency drift of such oscillators are too high to achieve >100dB DR. LC VCOs, on the other hand, are known to have excellent phase noise, particularly if a high-Q resonant tank can be used, and thus an LC VCO is chosen for this brief.
The choice of the VCO's center frequency in this brief is motivated by two competing factors: keeping the frequency low reduces power expenditure in the oscillator, and yet, higher frequencies allow for increased linearity in the VCO's tuning curve because its varactor diodes can be swept over a smaller, more linear, capacitance range for the same FM bandwidth. High oscillation frequencies also allow for a smaller VCO footprint since the LC tank scales down with higher frequency. Simulations show that by going from a 2MHz oscillator to a 20MHz oscillator, spur-free DR can be increased by 20dB for a roughly 10x increase in VCO power. As VCO frequencies continue to increase past 20MHz, however, there are diminishing returns in added linearity with the employed VCO and 20MHz was settled on to balance linearity and power expenditure and provide a competitive FOM.
If the SAR ADC were to quantize the FM carrier in the most obvious way -by sampling at the Nyquist frequency of the carrier (41MHz in this case) -the power consumption of the SAR ADC would be quite large and would thus suggest selection of a smaller carrier frequency to reduce overall ADC power. Fortunately, this trade-off can be decoupled, as signal power is only located in a small portion of this overall bandwidth -1MHz in this design. Like in FM (and most other RF) systems, the signal of interest can be mixed-down to baseband prior to digitization to reduce the ADC requirements.
Rather than build an explicit mixer, in this brief bandpass sampling, which is a careful form of subsampling, is utilized, as there are no interfering signals between the VCO and on-chip SAR ADC, and thus down-conversion can be accomplished with zero power overhead [6] . Specifically, the SAR ADC samples at the Nyquist rate of the bandwidth of the FM-modulated signal (2MHz), such that the 1MHz spectrum of interest is represented in aliased form near baseband, ready for demodulation, at an ADC power ∼20× lower than if sampled at the Nyquist frequency of the carrier.
Interestingly, this technique would be difficult, if not impossible, to employ with a square-wave VCO, as aliases of the square wave's very high amplitude harmonic content would fold onto the primary FM band in the subsampling operation. In the sine-wave VCO case, the harmonic content of the carrier is made to be lower than the level of quantization noise in the SAR.
III. FM ADC CIRCUIT DESIGN
A. VCO
To achieve low phase noise and power consumption, a current reuse LC VCO, shown in Fig. 3 , is used in this design [7] . To further increase phase noise performance of the oscillator, the switching active core technique is utilized, in which a larger width M N2 and M P2 are used to start up the oscillator but are disconnected during normal operation [8] . The tank inductance is realized by a 3.3µH off-chip 0603 inductor. The tuning elements employed are on-chip silicon varactor diodes, which introduce a non-linear voltage-to-frequency response in the VCO. This nonlinear relationship is primarily responsible for the nonlinearity of the FM ADC's output. The allowable bias range of the varactor diodes also limits the input full scale range of the FM ADC to the 0.8V-1.2V range. The VCO as implemented consumes 113µW from a 1.2V supply.
B. SAR ADC
The internal SAR ADC design is based on a 12-bit metaloxide-metal (MOM) capacitor conventional binary weighted DAC and is illustrated in Fig. 4 . A 12-bit design is chosen to target at least 60dB SNR and achieve the CNR target from Section II-A.
A unit capacitance of 3fF is chosen for the capacitive DAC. Removal of the dummy unit capacitor on the LSB side of the capacitor bank allows the use of a unit capacitor as the bridge capacitance between the least-significant-bit (LSB) and most-significant-bit (MSB) sides of the capacitor banks. For input sampling, a bootstrapped switch configuration is used to reduce the input-dependent on-resistance of the switch which leads to distortion [9] .
The comparator used in the SAR consists of a pre-amplifier stage and a latching stage. The pre-amplifier is isolated in latch mode to reduce kickback from the latching stage and utilizes positive feedback to increase gain. The pre-amplifier's low output common mode resistance helps to reduce kickback from charge injection of the switches to the input nodes. Dummy transistors are used in both stages to reduce offset and charge injection. The internal SAR consumes 148µW from a 1.2V supply and takes 16 cycles per conversion and is thus clocked 16× faster than the demodulation DSP block.
C. Digital Demodulation
The block diagram in Fig. 5 illustrates the top-level logic blocks in the on-chip FM demodulation DSP. The 12-bit sampled FM carrier is first put through a Hilbert transform to generate 12-bit in-phase (I) and quadrature (Q) versions of the signal needed for demodulation. Then, I and Q are mixed to baseband by multiplying sample-by-sample with 16-bit tabulated sine wave samples at the carrier frequency and low pass filtering. The results of this mixing are a 21-bit baseband I and Q which are fed into a 16-iteration coordinate rotation digital computation (CORDIC) arctangent. 16 iterations are chosen so that the CORDIC is clocked from the same 16× clock source as the internal SAR.
After phase unwrapping to remove discontinuities in the resultant phase samples and a difference operation to recover frequency from phase, the result of the entire DSP chain is a 21-bit demodulated signal -a digital representation of the original input to the VCO.
This DSP is implemented in a straightforward fashion without pipelining so that there is minimal latency in the ADC. The Hilbert and low-pass filters are implemented as finite impulse response (FIR) filters to ensure accurate representation of the carrier's phase. In total, the digital demodulator consists of approximately 200,000 gates and consumes 417µW from a 0.66V supply.
IV. MEASUREMENT RESULTS
A. Testing Apparatus and Methods
The chip is fabricated in 0.5mm 2 of core area in a low-power 65nm CMOS process. Test signals are applied to the chip using a Stanford Research Systems DS360 Low Distortion Function Generator. The chip's digital outputs are recorded using an Opal Kelly XEM6310 FPGA Integration Module and then saved to MATLAB for post-processing and analysis.
B. Non-Linearity Correction
To combat the nonlinearity discussed in Section III-A, some non-linearity correction (NLC) is required in practice. Note that the NLC specifications depend on the specific varactors chosen for VCO tuning. To demonstrate the FM ADC's practically achievable DR, NLC is implemented in MATLAB post-processing and its power consumption simulated. Using a ramp waveform stimulus at the FM ADC's input, a 1-to-1 mapping is determined based on a 5 th -order polynomial fit that calibrates the output codes to form a linear ramp. This time-independent amplitude mapping is then applied to the ADC's output in all experiments as offline calibration. Vector-input post-placement post-routing power simulations from the Cadence Innovus suite of tools indicate that with this NLC implemented on-chip, digital power would increase by approximately 7% and the digital floorplan utilization would increase from 88% to 91% so no additional chip area would be required. To further increase the ADC's linearity, more linear tuning varactors would be required in the VCO, or a new more linear tuning paradigm could be considered.
C. Test Results
The measured power spectral density of the FM ADC's output for a 100Hz sinusoidal full scale (0.4Vpp) input is shown in Fig. 6a , achieving a maximum SNR of 99dB. Noise shaping due to the integrative nature of the VCO is exhibited in the output codes as the noise floor rises on Fig. 6a 's right-hand side. Fig. 6b illustrates the peak in-band spur-free dynamic range (SFDR) to be 81dB, measured by attenuating the input amplitude until spurious tones are hidden below the noise floor (0.04 Vpp). Fig. 6c illustrates measured SNDR and SNR of the output for varying input amplitudes. As the input amplitude goes above 0.04V, the locally linear but globally nonlinear V-to-C nature of the VCO varactor diodes limits the system SNDR and causes it to fall off with increasing amplitude of input signal. Fig. 6d demonstrates that SNR and SNDR are virtually unchanged with test input frequency, except for the SNDR of the high-amplitude input, which increases at high frequencies as the signal distortion falls out of band.
Interestingly, these results are achieved despite poorer than expected performance from the internal SAR ADC due to higher than expected comparator noise and DAC non-linearity. Specifically, the internal SAR achieves an SNR of 60.5dB (ENOB=9.76-bits when ignoring distortion) and SNDR of 33.5dB (ENOB=5.27-bits including distortion) over its 1MHz bandwidth. This prompted the authors to investigate the overall effects of quantizer nonlinearity on the FM ADC signal chain's overall performance.
D. Supplemental Simulation Results
MATLAB simulations of the whole FMADC signal chain with a variably nonlinear 12-bit internal SAR ADC yield the results illustrated in Fig. 7 . In this simulation, intrinsic nonlinearity is removed from the VCO's tuning profile so that purely the effects of the FM carrier quantizer can be studied. The SAR is modeled as an ideal 12-bit quantizer and sampler with a variable amplitude arctangent profile, which is a strategy often used to model memoryless nonlinearities [10] .
It is observed that the FMADC signal chain tolerates relatively high amounts of nonlinearity in the ADC used to quantize the FM carrier before a detrimental effect is seen at the overall ADC's output. This result also suggests that, had the SAR in our chip shown better SNDR, measured SNR/DR in our tests may have improved by roughly 10dB. The achievement of high system SNR and SNDR despite poorer than expected quantizer performance cements the advantage of the proposed FM process and shows that the FM ADC technique can indeed utilize a low-power rough quantizer and still achieve high resolution analog-to-digital conversion. Table I summarizes simulations investigating the effect on process, voltage, and temperature variation on the performance of the FM ADC. We see that across variation types the proposed architecture maintains SNR and SNDR performance within 6 dB of the typical case.
E. Comparison With Prior Work
The FM ADC consumes 678µW of total power including clock power (estimated from post-route simulations to be 707µW with on-chip digital non-linearity correction) with a SAR/CORDIC clock rate of 32MHz and demodulation DSP clock rate of 2MHz. Of this power, 417µW is consumed in the digital demodulator, 148µW in the SAR, and 113µW in the VCO. A comparison of the FM ADC with other state-ofthe-art VCO-based (right-hand side) and -based (left-hand side) ADCs is given in Table II . It is seen that the achievable DR, SNR, and SNR FOM of the FM ADC architecture are comparable with that of ADCs and greater than that of VCO ADCs.
The FM ADC has a reliance on an off-chip inductor for the sinusoidal VCO, which is not included in the tabulated active area and would increase real-world implementation cost. We believe, however, that the architecture has useful application to save power in the multiplexed acquisition of multiple signal channels (see our related work [5] ). Future work will focus on demonstrating such multi-channel signal acquisition, improving the VCO's tuning linearity to improve overall SNDR, and moving to a smaller process node. Importantly, since 61% of the ADC power is consumed by the digital demodulator, the FOMs of the FM ADC will improve dramatically with process scaling. Using a smaller process node would also allow the active area to be reduced significantly, as 77% of the chip's area consists of digital circuitry. A die photo is shown in Fig. 8 .
